


Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation

10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 Proceedings

(University of Hannover, Germany) Audio-Visual Chair:
Jörg Abke (University of Hannover, Germany) Local Arrangements Chair:
Carsten Reuter (University of Hannover, Germany) Program Committee D.
Auvergne (University of Montpellier, France) J. Bormans (IMEC, Belgium) J.
Figueroas (University of Catalunya, Spain) C. E. Goutis (University of Patras, Greece) A.
Guyot (INPG Grenoble, France) R. Hartenstein (University of Kaiserslautern, Germany) S.
Jones (University of Loughborough, United Kingdom) P. Larsson-
Edefors (University of Linköping, Sweden) E. Macii (Polytechnic of Torino, Italy) V.
Moshnyaga (University of Fukuoka, Japan) W. Nebel (University of Oldenburg, Germany) J. A.
Nossek (Technical University of Munich, Germany) A.
Nunez (University of Las Palmas, Spain) M.
Papaeftymiou (University of Michigan, United States) M.
Pedram (University of Southern California, United States) H. P.
eiderer (University of Ulm, Germany) C. Piguet (CSEM, Switzerland) R.
Reis (University of Porto Alegre, Brazil) M. Robert (University of Montpellier, France) A.
Rubio (University of Catalunya, Spain) J. Sparsø (Technical University of Denmark, Denmark)
A. Stempkowski (Academy of Sciences, Russia) T. Stouraitis (University of Patras, Greece) J.
F. M. Theeuwes (Philips, The Netherlands) A. -M. Trullemans-
Anckaert (University of Louvain, Belgium) R. Zafalon (STMicroelectronics, Italy) VIII
Organization Steering Committee D. Auvergne (University of Montpellier, France) R.
Hartenstein (University of Kaiserslautern, Germany) W.
Nebel (University of Oldenburg, Germany) C. Piguet (CSEM, Switzerland) A.
Rubio (University of Catalunya, Spain) J. Sparsø (Technical University of Denmark, Denmark)
A. -M. Trullemans-Anckaert (University of Louvain, Belgium) Sponsoring Institutions
European Commission Directorate-General Information Society
IEEE Circuits and Systems Society Table of Contents Opening Constraints, Hurdles, and
Opportunities for a Successful European Take-Up Action. 1 R. van Leuken, R. Nouta, A.
de Graaf (Delft University of Technology, The Netherlands) RTL Power Modeling Architectural
Design Space Exploration Achieved through Innovative RTL Power Estimation
Techniques. 3 M. Anton, M. Chinosi, D. Sirtori, R. Zafalon (STMicroelectronics, Italy) Power
Models for Semi-autonomous RTL Macros. 14 A. Bogliolo (University of Ferrara, Italy) E.
Macii, V. Mihailovici, M. Poncino (Polytechnical University of Torino, Italy) Power Macro-
Modelling for Firm-Macro. 24 G. Jochens, L. Kruse, E. Schmidt, A. Stammermann, W. Nebel
(OFFIS Research Institute, Oldenburg, Germany) RTL Estimation of Steering Logic Power.
36 C. Anton, P. Civera, I. Colonescu, E. Macii, M. Poncino
(Polytechnical University of Torino, Italy) A. Bogliolo (University of Ferrara, Italy)
Power Estimation and Optimization Reducing Power Consumption through Dynamic
Frequency Scaling for a Class of Digital Receivers. 47 N. D. Zervas, S. Theoharis, A. P.
Kakaroudas, G. Theodoridis, C. E. Goutis (University of Patras, Greece) D.

Opening.- Constraints, Hurdles and Opportunities for a Successful European Take-Up
Action.- RTL Power Modeling.- Architectural Design Space Exploration Achieved through
Innovative RTL Power Estimation Techniques.- Power Models for Semi-autonomous RTL
Macros.- Power Macro-Modelling for Firm-Macro.- RTL Estimation of Steering Logic
Power.- Power Estimation and Optimization.- Reducing Power Consumption through
Dynamic Frequency Scaling for a Class of Digital Receivers.- Framework for High-Level
Power Estimation of Signal Processing Architectures.- Adaptive Bus Encoding Technique
for Switching Activity Reduced Data Transfer over Wide System Buses.- Accurate Power
Estimation of Logic Structures Based on Timed Boolean Functions.- System-Level
Design.- A Holistic Approach to System Level Energy Optimization.- Early Power
Estimation for System on Chip Design.- Design Space Exploration of Low Power Configurations



53,49 €
49,99 € (zzgl. MwSt.)

Lieferfrist: bis zu 10 Tage

Artikelnummer: 9783540410683
Medium: Buch
ISBN: 978-3-540-41068-3
Verlag: Springer
Erscheinungstermin: 01.09.2000
Sprache(n): Englisch
Auflage: 1. Auflage 2000
Serie: Lecture Notes in Computer Science
Produktform: Kartoniert
Gewicht: 1100 g
Seiten: 338
Format (B x H): 155 x 235 mm

