Verkauf durch Sack Fachmedien

Saxena / Sapatnekar / Shelar

Routing Congestion in VLSI Circuits

Estimation and Optimization

Medium: Buch
ISBN: 978-1-4419-4013-1
Verlag: Springer US
Erscheinungstermin: 29.11.2010
Lieferfrist: bis zu 10 Tage

This volume provides the reader with a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, techniques for estimating and relieving congestion, and a critical analysis of the accuracy and effectiveness of these techniques. Readers are supplied with the knowledge to prudently choose an approach that is appropriate to their design goals. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing phase. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.


Produkteigenschaften


  • Artikelnummer: 9781441940131
  • Medium: Buch
  • ISBN: 978-1-4419-4013-1
  • Verlag: Springer US
  • Erscheinungstermin: 29.11.2010
  • Sprache(n): Englisch
  • Auflage: 1. Auflage. Softcover version of original hardcover Auflage 2007
  • Serie: Integrated Circuits and Systems
  • Produktform: Kartoniert, Previously published in hardcover
  • Gewicht: 406 g
  • Seiten: 250
  • Format (B x H x T): 155 x 235 x 15 mm
  • Ausgabetyp: Kein, Unbekannt
Autoren/Hrsg.

Autoren

The Origins of Congestion.- An Introduction to Routing Congestion.- The Estimation of Congestion.- Placement-level Metrics for Routing Congestion.- Synthesis-level Metrics for Routing Congestion.- The Optimization of Congestion.- Congestion Optimization During Interconnect Synthesis and Routing.- Congestion Optimization During Placement.- Congestion Optimization During Technology Mapping and Logic Synthesis.- Congestion Implications of High Level Design.